This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:
H01L 21/768

A1

(11) International Publication Number: WO 00/59031

(43) International Publication Date: 5 October 2000 (05.10.00)

(21) International Application Number:

PCT/US00/07652

(22) International Filing Date:

23 March 2000 (23.03.00)

(30) Priority Data:

09/280,767

29 March 1999 (29.03.99)

US

(71) Applicant: SPEEDFAM-IPEC CORPORATION [US/US]; 305 North 54th Street, Chandler, AZ 85226-2405 (US).


(72) Inventors: LAURSEN, Thomas; 987 E. Dava Drive, Tempe, AZ 85283 (US). GRIEF, Malcolm, K.; 5291 W. Ivanhoe Court, Chandler, AZ 85226 (US). MURELLA, Krishna, P.; 1250 W. Grove Parkway, #1038, Tempe, AZ 85283 (US). BASAK, Sanjay; 444 N. Gila Springs Boulevard, #2052, Chandler, AZ 85226 (US).

(74) Agent: FARMER, James, L.; Speedfam-Ipec Corporation, 305 North 54th Street, Chandler, AZ 85226-2405 (US). (81) Designated States: DE, GB, JP, KR, SG.

Published

With international search report.

(54) Title: TWO-STEP CHEMICAL-MECHANICAL PLANARIZATION FOR DAMASCENE STRUCTURES ON SEMICONDUCTOR WAFERS



•Oxide polish rate > Cu rate 'repairs' initial topography

(57) Abstract

A method of improving planarity of semiconductor wafer surfaces containing damascene and dual-damascene circuitry using chemical-mechanical polishing techniques. The method includes using a first polishing step to substantially remove excess surface metal (2) up to a detected end point. After rinsing, a second step of chemical-mechanical polishing is applied, using a second slurry that has a higher selectivity for dielectric (16) than metal (2), preferably from 1.8 to 4 or more times greater. The second step of polishing, in accordance with the invention, has been found to substantially eliminate dishing and improve planarity.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
ΑT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ .	Benin	IE .	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Yugoslavia Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand	2**	Zimbaowe
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ .	Czech Republic	LC	Saint Lucia	RU	Russian Federation		•
DE	Germany	LI	Liechtenstein	SD	Sudan	,	*
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE ·	Estonia	LR	Liberia	SG	Singapore		
	•			50			

TWO-STEP CHEMICAL-MECHANICAL PLANARIZATION FOR DAMASCENE STRUCTURES ON SEMICONDUCTOR WAFERS

Field of Invention

This invention relates to the fabrication of semiconductors. More particularly, it relates to a chemical-mechanical semiconductor wafer polishing process, for use with wafers that include damascene and/or dual-damascene circuit structures, that substantially reduces "dishing" and erosion to provide improved planarity.

Background of Invention

10

15

20

25

30

The fabrication of very large scale integrated circuits on silicon wafers is a process requiring extreme precision because of the very fine details of the circuits. Indeed, the width of circuit lines are continually decreasing, as the technology advances, and are now in the 0.18-100 micron range. Since these circuits are produced using photolithographic techniques, extremely accurately ground lenses are required to provide such fine detail. As a necessary consequence of providing such precise focusing, the lenses lack depth of field, i.e. an image is accurately produced only at a specific distance from the lens, and any deviation in this distance produces an increasingly unfocused or fuzzy image. Therefore, the surface onto which the image is projected must be as perfectly planar as possible to eliminate out of focus image fuzziness. A failure to maintain planarity exacerbates the problem as additional layers are formed on the surface resulting in an increased proportion of defective semiconductors that must be rejected.

A standard technique for restoring surface planarity after inlaying metal in dual-damascene structures within a dielectric layer, is chemical-mechanical planarization (CMP). During this process, the surface of the wafer is polished at select intervals, with a polishing pad and a chemical slurry, to remove excess metal and to replanarize it. The slurries contain an abrasive such as silica or alumina, and chemical additives that are designed to selectively react with and soften the composition of those components that must be planarized on the wafer surface. Accordingly, polishing slurries may be selected to enhance the removal rate of a particular component on the surface of the wafer, taking into account that certain of the components may be inherently more easily removed purely by abrasive action.

While aluminum has been the preferred conductive metal used in semiconductor circuitry in the past, the more recent trend is towards the use of the damascene and dual damascene (also known as "inlaid metallization") process techniques that currently use copper, which is a superior electrical conductor. This trend towards using damascene and dual-damascene inlaying of metal lines and vias has presented new challenges in semiconductor

fabrication. It has been found that during CMP there is often unacceptable levels of "dishing" and erosion of copper surfaces. Indeed, depressions of about 1,000 Å or more may be formed.

As pointed out above, as near perfect a planar surface is needed to enable modern fine line circuits. Dishing and erosion therefore present a serious issue in the new damascene and dual damascene technology and a solution must be found.

5

10

15

20

25

30

Summary of The Invention

The invention presents a chemical-mechanical planarization technique that includes a first polishing step, and a second polishing step for use with wafers that include circuits formed by damascene and dual damascene processes. The second polishing step is especially important, and includes using a slurry that has a higher removal rate for dielectric than for metal.

More particularly, in accordance with the invention, in a first step the semiconductor wafer is polished with a polishing pad and a first slurry until an end point is detected. This end point may be detected by any of a variety of techniques known in the art, which may simply be the elapse of a predetermined polishing time period. Preferably, the detection is of a type that facilitates an automatic transition to the next stage in the CMP.

Preferably, after the first polishing step, the surface of the semiconductor wafer is rinsed to remove surface debris and substantially all of the first slurry. After rinsing, polishing recommences, with a second slurry that removes the dielectric at a higher rate than the metal component. It is preferred that the rate of dieletric removal should be from about 1.2 to about 4 times greater than the rate of metal removal.

It has been found that the second polishing step reduces dishing and erosion, and repairs nonuniformities in the initial wafer surface topography left after the first polishing step. As a consequence, dishing is substantially reduced and planarization of the semiconductor wafer surface is improved, thereby facilitating the production of a higher proportion of semiconductors that meet specifications.

Brief Description of The Drawings

Figure 1 is a schematic cross section of a surface portion of a semiconductor wafer formed by the damascene process showing trench structure in the dielectric onto which is formed a thin conformal barrier layer, onto which in turn is formed a layer of metal;

Figure 2 is a schematic illustration of the semiconductor wafer portion of Figure 1, after CMP has removed most of the metal layer;

Figure 3 is a schematic illustration of the semiconductor wafer portion of Figure 1 after

a CMP step has removed metal and was continued until excess metal was completely removed and recessed metal plugs were formed in the dielectric trenches;

Figure 4A is a schematic illustration of a cross sectional view of a portion of a semiconductor wafer as in Figure 1 after a first stage of CMP;

Figure 4B is a schematic illustration of the semiconductor wafer portion of Figure 4A after a second stage of CMP with a slurry having a selectivity ratio of 1:1:1 (metal:barrier:dielectric);

Figure 5A is a schematic illustration of a cross section of a portion of a semiconductor wafer as in Figure 1 after a first stage of CMP with a slurry, showing moderate dishing of the metal and metal residues on polished surfaces; and

Figure 5B is a schematic illustration of the semiconductor wafer section of Figure 5A after CMP with a second step slurry having a selectivity ratio of 1:1:2 (metal:barrier:dielectric) in accordance with the invention, showing repaired topography that is substantially planar.

Detailed Description of The Preferred Embodiments

5

10

15

20

25

30

35

The invention provides a chemical-mechanical planarization technique that substantially reduces "dishing" and "erosion" during the polishing of semiconductor wafers containing circuitry formed by the damascene and dual-damascene processes. The term "metal" as broadly used in the claims and specification refers to the conductive metal component of the wafer circuitry and may be formed from any of copper, silver, gold, and aluminum, each either in substantially pure form or as the major alloying component of an alloy, and also includes like conductive metals useful in the damascene and dual damascene processes. In accordance with the invention, two separate steps of chemical-mechanical polishing are used: A first step that removes substantially all excess metal that must be removed, and that is continued until a detected end point. This is followed by a second step of CMP that employs a slurry that has an about 1.2 to about 4 times higher removal rate for dielectric than the metal. Preferably, the dielectric removal rate is from about 1.5 to about 2.5 times higher than metal, and most preferably from about 1.8 to about 2.3 times higher than for metal. As explained in more detail below, the second step of polishing provides improved planarization, and substantially reduces the dishing and erosion found in prior art processes.

The invention may be better understood with reference to the attached drawings, some of which are illustrative of the invention, but which do not limit the scope of the invention as set forth in the specification and claims.

As a preliminary matter, Figure 1 illustrates a simplified schematic cross section through a portion of a semiconductor wafer surface produced by the damascene process,

showing three layers: An upper metal (for example, copper, aluminum, silver, gold, etc.) layer 2, formed on top of a conformal barrier (for example, tantalum) layer 4, on a dielectric (for example, an oxide such as TEOS) layer 6. This exemplary starting structure will be used to explain the invention, and contrast it with the one-step prior art CMP and an alternative two-step prior art CMP method.

5

10

15

20

25

30

Figure 2 shows the same wafer section after planarization using a 1-step slurry process. In this figure, there is a residual thin layer of metal 2 that extends above the barrier layer 4, that must yet be removed. Further polishing in the one-step process, utilizing a slurry that is selective for metal over dielectric, results in the structure shown in Figure 3. As can be seen, preferential metal removal has resulted in recessed metal plugs (i.e. dishing) formed in trenches in the dielectric.

As an alternative to the prior art one-step process described with reference to Figures 2 and 3, there is also a prior art two-step process, using in the first step a slurry with a greater removal rate for metal, for example a removal rate of metal about 20 times greater than for dielectric. An end point must first be selected for cessation for the first polishing step that is intended to remove the bulk of the metal shown in Figure 1 to achieve the structure show in Figure 4A. It is apparent that end point detection in polishing from the structure of Figure 1 to Figure 4A may not be possible, since the surface is still a substantially continuous layer of metal. Notwithstanding, based on experience, a polish time can be selected such that a thin metal layer is achieved. At that point, after rinsing to remove the first slurry, polishing could continue with a second slurry having a 1:1:1 selectivity to produce the structure shown in Figure 4B. The production of such a structure does, however, require a true 1:1:1 selectivity between the compositions in the semiconductor wafer surface undergoing polishing. These ratios must be stable with respect to both the process and the particular patterns on the wafer surface. Generally, the achievement of such stability is not common in practice.

The process in accordance with the invention is much more useful as a practical matter. According to the invention, after a first step of polishing that removes most of the excess metal shown in Figure 1, a structure such as that shown in Figure 5A is produced. This structure shows moderate dishing in that the metal 2 is recessed in trenches in the dielectric 6. Moreover, metal residues 8 may be left on the barrier surface. After rinsing, preferably with the deionized water, to substantially remove the first slurry from the polishing area, chemical-mechanical polishing continues with a second slurry in accordance with the invention, that has a higher selectivity (rate of removal) for dielectric relative to metal. Thus, for example, a second step slurry having a selectivity of 1:1:2 (with reference to metal:barrier:dielectric) produces the end

5

10

15

20

product shown in Figure 5B. In this figure, the metal residues 8 have been removed, the conformal horizontal barrier layer 4 has been removed, and the dielectric 6 has been polished level with the metal 2. Accordingly, the wafer surface is much more planar than that shown in the prior art of Figure 3.

The process of the invention is also much more convenient than the prior art process described with reference to Figures 4A and B in that it provides a readily detectible end point. Since the first step of polishing is carried out until substantially all excess metal is removed, optical, motor current monitoring or temperature monitoring techniques known in the art may be used to detect the end point. In contrast, since a thin layer of metal remains at the end of the first stage of the prior art method of Figure 4A, end point detection is difficult. Process time may be used to predict end point, but this depends upon maintaining substantial uniformity from one wafer to the next and is therefore not highly reliable.

As explained above, the process of the invention provides significant advantages over the prior art (Figure 3) and other possible two-step prior art techniques (Figures 4A and 4B) to provide improved planarization in a method that is readily automated.

Further, in accordance with the invention, existing CMP apparatus may be modified to use the two-step process of the invention. The required modifications would be readily apparent to those of skill in the art based on the above explanation of the invention.

The above explanation of the invention, with reference to the drawings, constitutes a description of preferred embodiments, and does not limit the scope of the invention which is determined by the entirety of this document and what its teachings would suggest to one of ordinary skill in the art, and by the appended claims, given their due scope.

In the claims:

5

20

1. A method of chemical-mechanical planarization of a surface of a semiconductor wafer containing metallic circuitry produced by a damascene or dual damascene process, the method comprising:

- (i) polishing the wafer surface containing the metallic circuitry with a polishing pad and a first slurry;
- (ii) detecting an end point for the polishing;
- (iii) applying a rinse to the surface of the semiconductor wafer; and
- (iv) polishing the surface of the semiconductor wafer with a second slurry having a greater selectivity for dielectric than for metal.
 - 2. The method of claim 1, wherein the polishing of step (iv) comprises polishing with a second slurry having a removal rate of from about 1.2 to about 4 times greater for dielectric than for metal.
- The method of claim 1, wherein the polishing of step (iv) comprises polishing with a second slurry having a removal rate of from about 1.5 to about 2.5 times greater for dielectric than for metal.
 - 4. The method of claim 1, wherein the polishing of step (iv) comprises polishing with a second slurry having a removal rate of from about 1.8 to about 2.3 times greater for dielectric than for metal.
 - 5. The method of claim 1, wherein the metallic circuitry comprises a metallic composition containing as its major component a metal selected from the group consisting of copper, silver, gold, and aluminum.
- 6. The method of claim 1, wherein the metallic circuitry comprises a metal selected from the group consisting of copper, silver, gold, and aluminum.
 - 7. A method of chemical-mechanical polishing of a surface of a semiconductor wafer containing metallic circuitry formed by a damascene or dual damascene process, the method comprising:
- (i) polishing the wafer surface with a polishing pad and a first slurry, the circuitry of the surface comprising a metal selected from the group consisting of copper, silver, gold, aluminum and alloys of these:
 - (ii) detecting an end point for polishing and preparing the wafer surface to receive a second slurry for a second step of polishing; and
 - (iii) polishing the wafer surface with a second slurry having a rate of removal of from

about 1.2 to about 4 times greater for dielectric than metal.

- 8. The method of claim 7, wherein the polishing with a second slurry comprises polishing with a slurry having a removal rate of from about 1.5 to about 2.5 times greater for dielectric than for metal.
- 5 9. The method of claim 7, wherein the polishing with a second slurry comprises polishing with a slurry having a removal rate of from about 1.8 to about 2.3 times greater for dielectric than for metal.
 - 10. A method of chemical-mechanical planarization of a surface of a semiconductor wafer containing metallic circuitry produced by a damascene or dual damascene process, the method comprising:
 - (i) polishing the wafer surface containing the metallic circuitry with a polishing pad and a first slurry;
 - (ii) ceasing the polishing when a major portion of a metal layer on the surface of the wafer has been removed;
 - (iii) rinsing the polished surface of the wafer; and


10

15


20

- (iv) polishing the rinsed surface of the wafer with a second slurry having a greater removal rate for dielectric than for metal.
- 11. The method of claim 10, wherein the polishing of step (iv) comprises polishing with a second slurry having a removal rate of about 1.2 to about 4 times greater for dielectric than for metal.
- 12. The method of claim 10, wherein the polishing of step (iv) comprises polishing with a slurry having a removal rate of about 1.5 to about 2.5 times greater for dielectric than metal.
- 13. The method of claim 10, wherein the polishing of step (iv) comprises polishing with a slurry having a removal rate of about 1.8 to about 2.3 times greater for dielectric than for metal.
- 25 14. The method of claim 10, wherein the metal circuitry comprises a metal selected from the group consisting of copper, gold, silver, aluminum and alloys of these.


1st-Step Slurry Planarization











INTERNATIONAL SEARCH REPORT

trite. orial Application No PCT/US 00/07652

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L21/768

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

Category •	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 244 534 A (DOAN TRUNG T ET AL) 14 September 1993 (1993-09-14)	1,10
A ·	column 3, line 10 -column 5, line 10; figures 1-3	2-9, 11-14
Υ	US 5 478 436 A (WINEBARGER PAUL M ET AL) 26 December 1995 (1995-12-26) column 5, line 2 - line 36	1,10
A'	GB 2 326 523 A (UNITED MICROELECTRONICS CORP) 23 December 1998 (1998-12-23) page 6, paragraph 6 page 7, paragraph 3 -page 8, paragraph 4	1,10
4	US 5 676 587 A (FISHER JR THOMAS ROBERT ET AL) 14 October 1997 (1997-10-14) column 3, line 29 - line 67	1,5-7, 10,14
		

X Further documents are listed in the continuation of box C.	χ Patent family members are listed in annex.		
Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing data or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family		
Date or the actual completion of the International search 7 June 2000	Date of mailing of the international search report 15/06/2000		
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Micke, K		

INTERNATIONAL SEARCH REPORT

Ints Jonal Application No PCT/US 00/07652

C (Cartin	ellan) POCHNETOTO COMPANY	PCT/US 00/07652		
Category *	ation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.	
A	EP 0 848 419 A (SIEMENS AG ;IBM (US)) 17 June 1998 (1998-06-17) column 4, line 19 - line 50 column 6, line 16 - line 27; figures 6-8		5,7,14	

INTERNATIONAL SEARCH REPORT

information on patent family members

Inter anal Application No PCT/US 00/07652

	Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US	5244534	Α .	14-09-1993	DE 4301451 A JP 5275366 A JP 8021557 B JP 10189602 A US 5618381 A	05-08-1993 22-10-1993 04-03-1996 21-07-1998 08-04-1997
US	5478436	, A	26-12-1995	NONE	
GB	2326523	Α	23-12-1998	FR 2772986 A DE 19757119 A	25-06-1999 01-07-1999
US	5676587	A	14-10-1997	NONE	
EP	0848419	A	17-06-1998	US 5854140 A CN 1185034 A JP 10178096 A	29-12-1998 17-06-1998 30-06-1998

